Package | PIN:
PBGA (NXA)|292
Temp:
I (-40 to 85)
Carrier:
Partial Tray
Qty
Price
1-9
$1,781.21
10-24
$1,750.76
25-99
$1,735.54
100+
$1,730.00
Features
Excellent Accuracy and Dynamic Performance
Pin Compatible with ADC12D1000/1600/1800
Low Power Consumption, Further Reduced at Lower Fs
Internally Terminated, Buffered, Differential Analog Inputs
R/W SPI Interface for Extended Control Mode
Dual-Edge Sampling Mode, in Which the I- and Q-channels Sample One Input at Twice the Sampling Clock Rate
Test Patterns at Output for System Debug
Programmable 15-bit Gain and 12-bit Plus Sign Offset
Programmable tADAdjust Feature
1:1 Non-demuxed or 1:2 Demuxed LVDS Outputs
AutoSync Feature for Multi-Chip Systems
Single 1.9V ± 0.1V Power Supply
292-Ball BGA Package (27mm x 27mm x 2.4mm with 1.27mm Ball-Pitch); No Heat Sink Required
All trademarks are the property of their respective owners.
Texas Instruments ADC10D1500CIUT/NOPBThe ADC10D1000/1500 is the latest advance in TI's Ultra-High-Speed ADC family. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution for dual channels at sampling rates of up to 1.0/1.5 GSPS (Non-DES Mode) or for a single channel up to 2.0/3.0 GSPS (DES Mode). The ADC10D1000/1500 achieves excellent accuracy and dynamic performance while dissipating less than 2.8/3.6 Watts. The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.
The ADC10D1000/1500 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. An expanded feature set includes AutoSync for multi-chip synchronization, 15-bit programmable gain and 12-bit plus sign programmable offset adjustment for each channel. The improved internal track-and-hold amplifier and the extended self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing 9.1/9.0 Effective Number of Bits (ENOB) with a 100 MHz input signal and a 1.0/1.5 GHz sample rate while providing a 10-18Code Error Rate (CER) Dissipating a typical 2.77/3.59 Watts in Non-Demultiplex Mode at 1.0/1.5 GSPS from a single 1.9V supply, this device is specified to have no missing codes over the full operating temperature range.
Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demux Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower to relax data-capture timing requirements. The part can also be used as a single 2.0/3.0 GSPS ADC to sample one of the I or Q inputs. The output formatting can be programmed to be offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V to allow for power reduction for well-controlled back planes.
嵌入式系統是一種專用的計算機系統，可以作為裝置或者設備的一部分。一個嵌入式系統裝置一般由嵌入式計算機系統和執行裝置組成，嵌入式計算機系統是整個嵌入式系統的核心，包括硬件層、中間層、系統軟件層和應用軟件層。
上述提到的硬件層包含嵌入式微處理器、存儲器（Sdram、ROM、Flash等）、通用設備接口和I/O接口。嵌入式微處理器大多工作在為特定用戶所專用設計的系統中，它將通用cpu許多由板卡完成的任務集成在芯片內部，從而有利于嵌入式系統在設計時趨于小型化，同時還具有很高的效率和可靠性。
談到嵌入式在汽車方面的解決方案，賽普拉斯則是一家值得關注的半導體公司，在接受電子發燒友采訪的時候，賽普拉斯半導體汽車電子事業部亞太區市場總監文君培先生介紹，公司目前可為汽車儀表，車身電子，ADAS，車聯網，車機互聯以及人機互動等應用都有提供嵌入式處理器，存儲器，集成處理器的無線傳感器，觸控傳感器以及滿足AUTOSAR的固件模組等解決方案。
